Abstract: A per-core clock generator for the eight-core POWER7 ™ processor is implemented with a digital PLL. This frequency generator is capable of smooth, controlled frequency slewing, minimizing ...