Coherency is about ensuring all processors, or bus masters in the system see the same view of memory. Cache coherency means that all components have the same view of shared data. Just as you need both ...

Write-through: all cache memory writes are written to main memory, even if the data is retained in the cache, such as in the example in Figure 4.11. A cache line can be in two states – valid or ...